Chips & semiconductors · Today (published August 26)
From the Aug 27, 2026 daily brief
NVIDIA announced yesterday that it is extending NVLink Fusion to a new memory technology called NVHBM. NVLink Fusion is the interface NVIDIA opens to partners so their own silicon can attach to its rack-scale platform. The conventional arrangement puts the memory controller on the compute die, where it eats silicon that could have gone to compute; NVHBM folds the controller into the base die of the HBM stack instead. NVIDIA's numbers, measured against standard HBM4E: up to 30% more memory bandwidth, 15% less power drawn by the HBM, and up to 25% of the compute die's area freed. It also wants NVHBM established as a standard implementation shipped by several memory suppliers, so a customer does not have to run a separate integration qualification for every maker. The first to commit is Amazon's in-house silicon group, Annapurna Labs, starting with the next-generation Trainium4 (NVIDIA, 08-26). ⚠️ Vendor-reported, with no third-party re-measurement, and NVIDIA chose the comparison baseline itself. Keep two things apart. Item 2 of today's main line is about how much share each of the three memory makers holds. This one is about the buyer pulling the most design-valuable part of the memory stack in-house. One is about who can supply. The other is about who owns the design value.
Just an email address, unsubscribe anytime. This is the only thing we ask of you.
Product leaders from five electronic design automation and AI chip-design tool vendors sai…
OpenAI's enterprise announcement on September 9 recast this model from "the smartest model…
A document signed by CFO Sarah Friar gives the first numbers for Jalapeño, OpenAI's first …
Meta introduced Muse on September 8: it runs on a cloud virtual machine dedicated to each …