Chips & semiconductors · Trend watch (post originally published July 16)
From the Aug 3, 2026 daily brief
Starting from a proof of concept he himself calls toy-grade, Teortaxes offers a structural observation: timelines for engineering goals like "EUV by 2030s" — EUV being the extreme-ultraviolet lithography machines critical to advanced chipmaking — "are getting compressed with AI progress," "But factory build times are not." His forecast: "In a couple years, we'll be having uncomfortable conversations" (Teortaxes, July 16). That line needs a layer of context to read correctly. "EUV by 2030s" sounds like the technology doesn't exist yet; it is actually about something else. EUV machines have exactly one supplier in the world, ASML; advanced nodes have used them for years, and exports to China have long been restricted — so this timeline refers to the party that can't buy the machines building equivalent equipment on its own. The original post names no country; that background is this brief's addition. Verification: Purely qualitative, no timeline numbers, single source. Our books hold an independent reading of the same structure, from Jon Yu — an analyst and YouTuber with a semiconductor-manufacturing background — in a 2025 long-form interview: on Chinese semiconductors, the hard part is less the principles than turning published science into economically viable volume production. That and the engineering-goal claim above describe the same thing; the connection is this brief's reading — the author's own words never went that layer. The direction agrees, but it also discounts the optimistic side: if the bottleneck was always volume-production engineering, then the acceleration AI buys by compressing design timelines is smaller than imagined. Judgment update: Read it in two stages: when estimating "how many years export controls buy," counting only design difficulty overestimates the number, while trusting "the principles have long been public" underestimates it — the answer is stuck in the construction leg. For anyone making capacity and capital-expenditure decisions: design-breakthrough speed will keep outrunning capacity speed, and the gap between them is exactly where mismatch risk lives. This brief pushes the mechanism one layer further than the author did: when the bottleneck sits in construction, whoever has already locked in capacity benefits in relative terms, and whoever must queue for external expansion carries the mismatch risk.
Just an email address, unsubscribe anytime. This is the only thing we ask of you.
In late April, Gooaye aired a piece of information that cut against the host's own holding…
Microsoft unveiled its next-generation in-house AI chip, Maia 200, this January; the same …
The same batch also records: memory contract prices are up "roughly 70–80% or more," and e…
OpenAI president Greg Brockman announced round two of the ChatGPT Work push: ChatGPT Enter…